We present an explicit memory organization scheme for distributing hl data items among N memory modules where M 6 @(N15-o(lt'Og~l).
Introduction
Consider a parallel system with N processors and N 
The graph G is defined as follows:
Thus, the variables are associated with the left cosets of Ho and the modules with the left cosets of H._l. The edge set is defined as follows:
and AHo n BHn_l # 0}, and it can be easily seen that E is in a one-to-one correspondence with the cosets of PGL2(qn)/(i70 n H._l).
The following properties derive from well known facts in group theory (see [Gor68]). BHn-I =~o H~_l, for some@ E F,.
and i, 1~i < (qn -1)/(q -1). We first prove that I r(S) I >~q. Let @ be the maximum number of iterations executed in any phase. As we will see in the next section, each processor is able to determine the physical address of any copy in O(log N) time. Therefore, it can be seen that the entire access protocol is completed in O(q(@ log q + log N)) steps on the MPC. We will now
give an upper bound to the value of @. Consider a phase.
At some point during the execution of the phase, a copy is said to be alive if it has not been accessed yet; a variable is said to be alive if at least q/2 -t-1 of its copies are 
2.
3.
For 0~i<J4, v~H
Ai HO, for some Ai E PGLz(q").
For O < j < N, Uj * Bjfl.
-l, for some Bj c PGL2(q").
For O~j<Nand O~k<qn-l,~k -C~Ho, for some C{ G PGLz(qn).
The goal is to define the Ai 's, Bj 'S and C~'S so that a processor that wants to access a specific copy of a variable is able to efficiently determine both the module storing that copy and the physical address of the copy within the module.
(Bijection:
vi _ A~Ho).
We will consider only the case of q = 2 and n odd, leaving the general case for an extended version of the paper 1. Recall that For convenience, we partition these matrices into four sets, S1, S2, S3 and S4. In the 1Note that when q = 2 there are three copies per variable, [Kuc77]
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